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Abstract
As aggressive scaling ofCMOS circuits continues, gate oxide thickness is reduced in
order to maintain control of ever shrinking channel lengths. Current cutting edge transistors
are using a gate oxide thickness below 20A, approaching a regime where direct, or quantum,
tunneling is the primary leakage mechanism. Below ~16A, leakage becomes too great for
use inMOS transistors. There are short-term fixes in place, however the industry road map
indicates the need for an alternative to Si02 within five years. Among the leading candidates
is Zirconium Oxide (Z1O2).
Z1O2 was investigated as a possible replacement for Si02 in MOS devices. A
statistically designed experiment was utilized to optimize processing parameters. MOS
capacitors were used as a test vehicle. Leakage less than 200pA, breakdown strength greater
than 8MV/cm, and relative permittivity greater than 7, have been demonstrated. Zr02 gate
dielectric, PMOS transistors have been fabricated with l-V characteristics comparable to
transistors with a Si02 gate dielectric, as shown in the l-V plot below. An initial
investigation into a damascene Copper/Titanium gate stack, utilizing Zr02 as a gate
dielectric, was also been performed. Capacitors fabricated in this manner exhibited similar























The concept of the MOS transistor, shown in Figure 1, was patented as early as
1925. However it took another 30 years for the idea to become a reality. Although
CMOS was actually the first logic family used, PMOS was the first practical logic family.
This was followed in the early
70'
s by the Intel driven NMOS explosion [1].
Whatever the logic family, PMOS, or NMOS, or CMOS, the basic operation of
the transistor remains the same. The gate capacitor consists of a metal or doped
polysilicon top plate, a doped Si substrate as the bottom plate, and the gate dielectric,
typically silicon dioxide (Si02). With the application of voltage to the gate electrode, an
opposite charge is induced within the substrate between the source and drain regions. By
matching applied bias, substrate doping, and source/drain doping, an inverted channel is
created under the gate enabling current flow between source and drain.
For a given Si substrate, there is a finite amount of charge necessary to invert the
semiconductor and create the channel in the MOS transistor. The charge required for
inversion can be expressed in terms ofcapacitance and voltage as seen in Equation (1)
Q=CV (1)
Historically, gate voltages continue to decrease to reduce power consumption. With
reduced gate voltage, the gate capacitance must increase in order to maintain the same







Figure 1: BasicMOS Transistor [2]
By studying the capacitance portion of the charge equation, insight can be gained
into the trade-offs involved in the modern MOS transistor. The gate capacitance as a
function ofgeometry and materials is expressed in Equation 2,
C = koA/tox (2)
where tox is the thickness of the oxide, A is the gate area, k is the relative permittivity of
the dielectric, and 8o is the permittivity of free space. As the area scales down, the gate
oxide needs to thin in order to maintain the capacitance necessary to induce enough
charge across the capacitor to invert the channel of the transistor.
Reduced gate lengths and oxide thickness leads to reliability challenges,
collectively called short channel effects. Some of these challenges include hot electrons,
stress induced leakage current (SILC), and drain induced barrier lowering. [3,4] Many
processing techniques have been utilized to reduce these effects, and some of these things
can be seen in Figure 2. The variations seen between Figures 1 and 2 have been
developed to reduce short channel effects, increase speed, and maintain reliability.
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Figure 2: Advance MOS Transistor [2]
One challenge as gate oxide thickness continues to thin, is that gate leakage
current rises. A gate bias of IV, causing a leakage current of
lxlO"12A/cm2
in a 35A thick
oxide will cause a lOA/cm in a 15A oxide [5]. This dramatic increase in leakage is
caused by the transition from Fowler-Nordheim tunneling to quantum, or direct tunneling
current. Therefore, with the thickness of Si02 approachl.g 15A, this material is reaching
the end of its useful life as a gate oxide.




If area and voltage are reduced and thickness can no longer be scaled, the only factor
remaining in the above charge equation is relative permittivity. Silicon dioxide has a
relative dielectric constant of 3.9. By utilizing a material with a higher k value, the gate
dielectric could be made thicker, while maintaining enough capacitance to invert the
channel. The thicker gate dielectric enables us to leave the regime of quantum tunneling
and maintain the necessary electrical characteristics of the gate capacitor. Thus, so called
high-k materials are generating much research interest and will likely be utilized
throughout the industry in the future, not only for use as gate dielectrics but also for
storage capacitors.
Novel materials being investigated include nitrided oxide, fluorinated oxide,
aluminum oxide (AI2O3), titanium oxide (Ti02), tantalum pentoxide (Ta20s), lanthanum
oxide (La.203), barium titanate (BTO), barium strontium titanate (BST), hafnium oxide
HfD2), and zirconium oxide (Z1O2) [6]. In Chapter Two, an in depth look at the reliability
and properties of these materials are presented, along with the factors that led to the
decision to use Zr02 in this work. Chapter Three covers experimental apparatus and
procedures utilized to evaluate Zr02. Chapter 4 presents the results and discussion of the
work, and Chapter 5 looks at conclusions and potential future work.
Chapter 2
Background
2.1 Properties of the Gate Dielectric
The gate dielectric must meet basic requirements. It needs to have high
resistivity, low leakage, high permittivity, high breakdown strength, compatibility with
other CMOS processing, and the ability to prevent gate diffusion [7]. It also needs to
maintain thermodynamic stability at the gate stack interfaces, maintain high interface
quality, exhibit stable morphology, and long term reliability [8]. Silicon dioxide has met
all of these requirements for the past 30 years. Although many new materials, and new
techniques have been developed in the scaling ofMOS transistors, Si02 has remained the
material ofchoice.
Fundamentally the growth of Si02 is very basic. Placing bare Si in a high
temperature furnace with an O2 ambient will result in the growth of S1O2. As the
semiconductor industry has matured, the growth of high quality Si02 has also matured.
Cleanliness is one of the most important factors for high quality gate oxide growth.
Every detail must be examined to achieve cleanliness. All quartz, used in cleaning and in
the growth tube itself, must be completely free of anymetallic or reactive chemistry. The
primary pre-gate oxide
growth clean is the RCA clean used to remove polymers, metallic
contamination, and native oxide. The chemistries used for the RCA clean must maintain
metallic contamination levels on the order of a few parts per billion. The processing tube
is also cleaned using a chlorine containing chemistry to react with metals and mobile ions
to form non-volatile chlorides. Other process variations include chlorine within the
oxidation ambient, high temperature anneals in an inert ambient and low temperature
anneals in hydrogen containing ambient.
All of these steps are done to improve Si02 quality both in the bulk and at the Si
interface. Chlorine reacts with fast diffusing metallics and captures mobile ions by
forming neutral chlorides. Chlorine also creates vacancies at the Si interface acting as a
sink for interstitials, and reducing interface stress. There is also evidence of reduced bulk
stress, and suppression of oxidation-induced stacking faults. These material
enhancements result in improved device characteristics observed as increased minority
carrier lifetime, reduced fixed charge, reduced interface states, and increased breakdown
strength [9].
Interface Trapped Charge (Qjt) is the name given to all charge at the Si-Si02
interface. The charge can be positive or negative and is primarily due to structural
defects, oxidation-induced defects, metal impurities, or defects caused by radiation
exposure leading to bond breakage. Interface traps can significantly affect device
performance because the charge is in electrical communication with the Si substrate.
Therefore the traps can be charged or discharged, relative to the surface potential [10].
By annealing in a forming gas (hydrogen-nitrogen mix) at low temperature (450C) most
of the traps at the interface can be neutralized.
Oxide fixed charge (Qf) is the name given to a positive charge primarily due to
structural defects in the Si, close to the Si-Si02 interface. These defects result from the
oxidation process, including ambient, temperature, and cooling conditions. Most notably
the well known "Deal
triangle"
in Figure 3 tells us if high Qf is generated during a low
temperature oxide growth, it can be reversed through an anneal at the oxidation
temperature in a nitrogen or argon ambient [10].
Another charge that must be monitored during gate oxide fabrication is the oxide
trapped charge (Q0t). The Qot results from electrons or holes trapped in the bulk of the
oxide. The cause of this trapping can be from ionizing radiation, Fowler-Nordheim
tunneling, avalanche injection, and other mechanisms. This charge can frequently be



















Figure 3: Deal's Triangle [10]
2.2 Scaling Issues
Traditionally Si02 has been thinned as transistor channel length is reduced. The
thinning of the oxide is needed to maintain the capacitance required to induce the channel
in the device. This scaling allows the gate to maintain control of the channel, while
allowing for faster devices. Unfortunately, thinning the gate oxide also leads to reliability
problems, including hot electrons, SILC, boron penetration, and gate leakage. All of
these will be explained in the following section.
The term hot electrons, refers to energetic electrons propelled by the field
between gate and substrate. The normal movement of electrons through the channel is
from source to drain. However as field strength increases from gate to substrate,
electrons can gain enough energy to be injected across the Si/Si02 interface and into the
oxide. This leads to oxide trapped charge which can alters the device performance [3].
Stress Induced Leakage Current (SILC) is a reliability issue. Observed as
increased leakage current following electrical stress, it is proposed this current is the
result of positive charge-assisted tunneling, and trap-assisted tunneling [10]. This
leakage current can result in premature aging of the gate dielectric.
The problem of boron penetration comes about with the use of p+ doped poly
silicon gates. The doping is required to make the Vt for the PMOS transistor less
negative. However, boron readily diffuses through both poly-Si and Si02 and can enter
the substrate. The result is degraded oxide quality, as well as a Vt shift for the PMOS
transistor [11].
Gate Leakage is the fundamental reason for the limited future of Si02- The
practical limit for Si02 will be when the gate to channel tunneling current becomes equal
to the off-state source to drain sub-threshold leakage (currently ~lnA/um) [12]. As
stated earlier, a gate bias of IV, causing a leakage current of
lxlO"12A/cm2
in a 35A thick
oxide, will cause a
10A/cm2
in a 15A oxide [6]. This dramatic increase in leakage is
caused by the transition from Fowler-Nordheim tunneling to quantum, or direct,
tunneling current.
FowlerNordheim Tunneling is described as carrier tunneling through a triangular,
homogeneous barrier, and is the generally accepted mechanism for tunneling in Si02.
The tunneling current can be described by Equation 4
Ifn = AGA E ox2exp A(-B/ Eox) (4)
where Aq is the gate area, Eox is the oxide electric field and A and B are generally








where mox is the effective electron mass in the oxide, m the free electron mass and Ob the
barrier height of the Si-oxide interface in units of eV in the equations for A and B [10].
In contrast direct tunneling is the flow of electrons through the full oxide thickness,






It is this exponential increase in tunneling current that necessitates the move from Si02 to
a thicker alternative gate dielectric with higher permittivity.
2.3 Origins ofPermittivity
The dielectric constant or permittivity of a material arises from its ability to
reduce the E field between two conductive plates as compared to vacuum only between
the plates. The permittivity, sr can be defined as the proportionality constant describing
the difference in electric field without an insulator, Evac, as compared to the observed
electric field within the insulator, E, seen in Equation 8.
Evac= rE (8)
The change in internal electric field discussed above is fundamentally due to the
polarization of the molecules of the dielectric. In the presence of an electric field, the
electron orbitals of the atoms of the dielectric will tend to alter their center ofmass away
from the nucleus, resulting in a dipole moment within the atom [13]. In general,
dielectric polarization P can be described as the sum of three components,
P = Pe+Pa+Pd (9)
where the subscripts e, a, and d refer to electronic, atomic, and dipolar polarization,
respectively. Atomic or ionic polarization occurs in molecules, when an external electric
field alters the bond angles, thereby inducing a dipole moment. Dipolar polarization
refers to molecules with a permanent dipole moment [13]. All three components may not
be present in a givenmaterial.
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2.4 Potential Solutions
In response to the leakage current increase in Si02, a number of alternatives to
traditional Si02 have been investigated. Different technologies have been tried, some
with better success than others. Slowly however, there is a move away from Si02, and a
move toward other materials. The following section will review some of the recent
results. The highlights and shortfalls of performance and material characteristics are
reviewed.
2.4.1 Fluorinated Oxides
Fluorinated oxides are used to further extend the useful life of Si02, by
incorporating a small amount of fluorine into Si02. The dangling Si bonds not tied up by
H can be terminated by the F, thereby reducing the initial mid-gap interface state
densities. Along with the reduction ofDit, the interface hardness to hot electrons is also
increased, resulting in improved control ofAVa [14]. However, the change in k is rather
small.
2.4.2 Nitrided Oxides
Nitrided oxides are anothermethod used to extend the useful life of Si02. Nitride
can be incorporated into the film in a number ofways including oxidation with N2O or
NO, andmore recently, remote plasma nitridation (RPN). RPN and Thermally-Enhanced
RPO have proven to result in a pile up of nitrogen at the polysilicon gate/dielectric
interface. The nitrogen at the interface acts as an excellent barrier to boron penetration,
while the incorporation ofN into the oxide increases the dielectric constant of the oxide
allowing for a thicker gate dielectric with lower leakage current, while mamtaining
11
similar gate capacitance. A recent paper demonstrated the results of thermally enhanced
RPO [15]. The paper reported a reduction of gate current leakage by roughly an order of




for Si02 and a nitrided gate oxide, respectively. Again, one order of
magnitude improvement will not be enough.
2.4.3 High-k Dielectrics
With limitation to the improvements that can be made to Si02, the proposed
solution is to stop using Si02 all together, and begin using gate dielectrics with
permittivity much higher than that of Si02- These new materials present many new
challenges. For years Si02 was utilized with relative ease, because of its ease of growth,
and inherent compatibility with the Si surface. The current challenge is to find a
candidate that can be deposited in a fashion that maintains electrical and physical
stability, equal to that of Si02, while still preserving the elevated permittivity. The
following sections reviewmany of the candidates that have been studied thus far, and are
currently being studied.
2.4.3.1 Ahfh
MOS capacitors fabricated with Zr doped AI2O3 have reportedly achieved
interface state densities as low as 1010/cm2-eV and leakage currents as low
10pA/cm2
[16]. Unfortunately, with a dielectric constant of only 7-8, the advantages gained are not
great enough to replace Si02.
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Figure 4: Ta205 interface; an example of a SiOx interfacial layer forming oxide [17]
2.4.3.2 TaiOs/TiO?
Both tantalum pentoxide (Ta20s) and titanium oxide (Ti02) have gained much
attention as possible replacements for traditional Si02 gate oxide. Ta20s and Ti02
have bulk dielectric constants of 25 and 30, respectively. Both have been extensively
studied, however both have major drawbacks. They both tend to form an interfacial layer
of Si02 considerably lowering the effective dielectric constant [18, 19]. This interfacial
layer can be seen in Figure 4. Both also are thermally unstable in direct contact with Si
[20] and the interface state density of fabricated MOS devices has been reported to be
very high, in the 1012-1013/cm2-eV range. [18, 21]
2.4.3.3 Ferroelectrics
Ferroelectrics offer the highest permittivity of any of the high-k materials. Some
of these materials include barium titanate (BTO) and barium strontium titanate (BST),
with dielectric constants of >200. Most dielectrics show a linear relationship between
polarization and applied electric field. Ferroelectrics however, exhibit a hysteresis, due
13
to the spontaneous polarization of the material [13]. At first glance such a high
permittivity would seem attractive as a possible gate dielectric. However, fringing fields
extending from gate to source/drain regions, induce electric field from source/drain to
channel and reduce gate control. This loss of control is seen in sub threshold
characteristics, and drain-induced-barrier-lowering (DIBL) [22]. These materials appear
better suited for non-volatile memory applications rather than high speed logic chips.
2.4.3.4 HfO,
Hafnium oxide (HfCh) is the most recent candidate, alongside zirconium oxide
(Z1O2), to gain interest in the past few years. Both of these candidates have been
successfully used to fabricate MOS capacitors and
MOSFET'
s. Both candidates offer the
advantage over many of the other alternatives that they can be deposited directly onto Si
without the use of a barrier layer [23]. The advantages of this can be seen in Figure 5,
showing another stable oxide, gadolinium oxide, with no interfacial Si02. Hff)2 with a
bulk permittivity of-30 and large energy band gap of 5.65 eV, is stable on the Si surface,
has a very high heat of formation, and is able to reduce native oxide to form Hf02.
Interface state densities have been reported in the high 1010/cm2-eV range and leakage
currents of ~lnA/cm [24,25]. Though not as low as Si02, these values are low enough
for consideration as a replacement for Si02.
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Figure 5: Gd203, an example of a non-interracial layer forming oxide [17].
2.4.3.5 ZrO?
Zirconium oxide has a bulk permittivity of ~25 and large energy band gap reported to be
11 0 1
5.16 to 7.8eV. Interface state densities have been reported at less then 10
with leakage orders of magnitude less than that of Si02, for similar equivalent oxide
thickness [23, 26]. Dielectric constants of 18.5 for films less than l.Onm have been
reported [27]. Z1O2 has been reported to remain stable on the Si surface up to 900C with
an ultra thin SiOx layer [6]. ZK>2 reportedly becomes polycrystalline at temperatures as
low as 400C, however light Al doping has been reported to prevent crystallization up to
800C [27].
The bonding arrangement ofZr02 is much different than that of Si02. There is a
much greater degree of ionic bonding that takes place in the Zr02 resulting in cubic
crystals with a fluorite structure. The structure is eightfold coordinated with respect to
oxygen roughly forming the arrangement shown in Figure 6. It can also form tetragonal
15
and orthorhombic crystals resulting in sevenfold-coordinated structure. Structural studies
indicate Zr oxides are six to eightfold-coordinated [28].
Zr
Figure 6: Eightfold bonding arrangement for Zr
For the purposes of this work, Zr02 was selected over HflCh due to a substantial
advantage in cost of the sputter target and comparable performance values cited in the
literature. The methodology and capability developed by this work could then be readily





The majority of the processing performed for this work was completed on a
refurbished Perkin Elmer 2400 sputtering system. All of the Zr02 films were deposited
with this tool. This tool has had all of its RF electronics removed, and replaced by a
pulsed DC ENI power supply. In order to increase plasma density, a DC magnetron was
placed on the backing plate of the Zr target. The tool has also been refurbished, replacing
all of the cooling lines, reconfiguring the mechanical pumping system, and cleaning or
replacing many of the vacuum seals and surfaces. The tool had a base pressure of
~1 .7x1
0"7
Torr. Prior to starting the designed experiment, the entire process chamber was
bead blasted to reduce any contamination from prior processing and reduce particulate in
the films.
The tool is schematically represented in Figure 7. This system had a diffusion
pump, backed by a non-hydrocarbon oil mechanical pump, with a foreline trap to avoid
back stieaming contamination. There is a liquid nitrogen cold trap located in the throat of
the diffusion pump to avoid contamination from the pump oil, as well as to reduce the
pump down time. High vacuum pressure was monitored by an ion gauge. Thermocouple








Figure 7: Schematic representation of the Perkin Elmer
2400 Sputtering system used for depositing ZrO
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A penning gauge was utilized to monitor sputtering pressures, which typically ranged
from 3-50mTorr.
The power supply used for this work was a lOKWatt ENI Pulsed DC supply.
This supply utilizes an Asymmetric Bipolar Pulsed DC signal. All films were deposited
with a 250KHz, 1.4us pulse width signal. Further process optimization could be done
varying these factors, however they were not investigated in this work. Power was fed to
one of three targets by amechanical switch. The Zr target had aDC magnetron placed on
the back of the target to densify plasma and enhance control of the plasma. Sputtering
gases for the system originated in electronic grade, Air Products cylinders, and were
carried to the system using
1/4"
Poly-flow tubing. The line was filtered with Millipore
filters. The gas flow was controlled utilizing MKS Mass Flow Controllers (MFC), and a
calibrated MKS MFC controller. After leaving the MFC's the gas was combined into a
single stainless line and introduced into the center ofthe chamber.
Sputtering is fundamentally the removal of material from a target by energetic
ions accelerated by an electric field. The target material is removed when momentum
transfer from the ions to the surface atoms of the target takes place, resulting in the
ejection of the target surface atoms. Some of these ejected surface atoms then impinge
on the surface of the substrate. Reactive sputtering utilizes the same process, however
some percentage of a reactive gas is added to the ambient, allowing the reactive
molecules to be incorporated into the resulting film. A thorough discussion of sputtering
can be found in Reference 29.
19
3.2 DOE Details
In order to investigate the design space of the sputtered film a statistically
designed experiment was used. A 3 factor, 3 level, Central Composite Design (CCD)
was utilized to explore the design space. The 3 factors investigated were sputter power,
%02, and total gas flow. Gas flow was used as a vehicle to vary sputter pressure, because
there was better control over actual flow as compared to chamber pressure.
A CCD is fundamentally a 3 factor, 2 level, design, with a one at a time
experiment superimposed onto it, as seen in Figure 8. This design includes cubic and
quadratic effects without a large number of treatment combinations. The design has the
Q
Figure 8: Schematic representation of a CCD design space, where
each point is a treatment combination
eight corners of the cube as a the fundamental design space, then adds a center point, and
a high and low a points for each factor while the other two factors remain at their center
value. The final design actually has treatment combinations at 5 levels allowing for the
collection ofhigher order interaction data. The decision was made to use two wafers per
20
treatment combination in order to have some redundancy without having an
overwhelming amount ofprocessing.
3.3 Phase PreliminaryWork
Prior to designing an experiment, preliminary investigations were performed to
determine the design space, and verify expected response of the sputtering system.
Initially glass slides were used as substrates. Different films were deposited ranging from
Zr metal to oxide films. Different powers, pressures, and % oxygen content were used to
begin gathering data on sputter rates, and % oxygen needed to create a non-conductive
oxide. The glass slides were measured using four-point probe to determine conductivity.
In parallel, 3-inch Silicon wafers were used as substrates, and index of refraction was
measured of the various films, utilizing a Rudolph ellipsometer.
Once the design space was primarily determined, an initial set of capacitors was
fabricated to determine feasibility of the entire process. Bare, four inch, Silicon wafers
were cleaned and a Z1O2 film was deposited using deposition parameters roughly in the
center of the design space. The wafers then had Aluminum deposited on front and back,
with the front side patterned to form capacitors. The details of this processing are located
in following sections. Current-voltage (l-V) testing indicated the film was a non-
conductive dielectric, with characteristics indicating feasibility for further investigation.
The results of initial testing are presented in Chapter Four.
Following the fabrication of the initial capacitors, a small etch study was
performed to verify Z1O2 etched in hydrofluoric acid (HF) [26]. The Zr02 films were
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dipped into both a 100:1 dilute HF and a Buffered Oxide Etch (BOE). The BOE is a
commercially used HF solution, buffered with Ammonium Fluoride, utilized to etch
Si02. Once it was confirmed the film etched, etch rates were determined using a timed
step etch. Full results are presented in Chapter Four.
3.4 Phase 2
3.4.1 Phase 2: Selection ofDOE Variable Ranges
From the preliminary work, a process space was determined. The %02 in the
ambient was varied from 5% to 25%. From the preliminary work, power had a
significant effect on deposition rates. Rates needed to be high enough that contamination
did not have an opportunity to be incorporated into the film, however power needed to be
low enough to maintain control of the plasma. Very high powers caused arcing, and what
appeared to be capacitive coupling within the chamber, forming plasmas well outside the
area of the powered target. Therefore power was chosen to range from 680Watts to
1320Watts. Flow rates needed to be high enough to establish a plasma, however low
enough to prevent collisions within the plasma that reduce deposition rates. Also
considered in flow rate was the amount of reactive gas being incorporated into the film.
Excessive reactive gas flow would result in the gas being incorporated into both the film
and the target surface. This would alter the material being sputtered. A more detailed
discussion of this phenomenon can be found in Reference 30. All treatment
combinations evaluated are summarized in Table 1 .
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3.4.2 Phase 2; In Process Film Evaluation
Following deposition both wafers from each run were measured on an
ellipsometer to determine refractive index and film thickness. Each wafer received a
five-pointmeasurement, and the reported data is the average of these five measurements.
Following the ellipsometrymeasurements, all wafers were measured on a Semitest Corp.,
Surface Charge Analyzer (SCA). The SCA is essentially a temporary C-V measurement
tool, which extracts Djt, minority carrier lifetime, doping, and Ojb, without the need for a
contact metal. Only the oxide thickness, refractive index, and wafer type (n or p) need to
be known.
Run# Total Flow (seem) %02 Power (Watts)
1 100 13.5 1000
2 120 7 750
3 74.26 13.5 1000
4 100 5.13 1000
5 80 7 1250
6 120 7 1250
7 80 20 750
8 120 20 1250
9 125.74 13.5 1000
10 100 21.87 1000
11 80 7 750
12 100 13.5 1000
13 100 13.5 1321.8
14 100 13.5 678.2
15 80 20 1250
16 120 20 750
Table 1 : Treatment combinations for the designed experiment
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3.4.3 Phase 2: MOS Capacitor Processing
All processing was performed using device grade p-type, 100mm wafers. The
wafers fromWacker Siltronic Corporation had resistivity of 14-222-cm corresponding to
IS 3
a doping level of~1x 1 0 /cm .
The wafers were RCA cleaned prior to each deposition. The RCA clean is a
standard clean developed by Radio Corporation of America. Its purpose is to remove
organics and metallics from the substrate surface. It consists of a heated bath of
NH4OH/H2O2/H2O to remove organics, a heated bath of HCL/H2O2/H2O to remove
metallics, and room temperature 100:1 HF to remove native oxide. All chemicals used
were from General Chemical's P-Lo line of chemistry. Following the RCA clean,
particles were measured, utilizing a Tencor Surfscan, measuring particles of 1pm and
greater. Particle measurements were taken after the RCA clean and after the sputtering
process.
The entirety of the designed experiment was carried out over the course of four
days. To try and reduce variability the runs were performed in random order. The RCA
clean was always performed immediately prior to the chamber being loaded. A base
pressure of
3-5xl0"7
Torr was reached prior to introducing process gasses. Prior to each
run a 1 -minute pre-sputter was performed to reduce contamination from target surface
oxidation.
Following ellipsometry and SCA measurements, the MOS capacitors were
fabricated using standard MOS processes.
Evaporated aluminum served as the top




evaporation, the aluminum was patterned with the mask shown in Figure 9, using G-line
lithography, and Shipley 812 positive resist and CD-26 developer system. With all edge
die excluded, the resulting wafers had 25 useable die with 36 capacitors each. Following
resist patterning, the wafers were etched in Transene Aluminum etchant. The resist was
removed using acetone followed by an isopropyl alcohol (IPA) rinse, then rinsed in DI
water and dried.
Once the top plate capacitors were completed, resist was spun onto the front side
of the wafers to protect the fabricated capacitors. The wafers received a short HF dip to
remove native oxide from the back side, followed by a rinse and dry. The wafers had
duminum sputtered onto their backside using a CVC 601 sputtering system. The
aluminum creates a low resistance ohmic contact with the p-type wafer. Finally, the
resist was removed with an acetone, IPA, DI water rinse, and the wafers received a 425C













Breakdown strength of the capacitors was tested using a ramped voltage
technique. The wafers were placed on a grounded chuck within a shielded fixture. A
negative voltage was applied onto the gate of the MOS capacitor in series with a 1MQ
resistor. The negative voltage is used in order to bias the p-type wafer into accumulation,
to avoid the effects of a depletion capacitance. The resistor acts as a reference point in
the measurement by quantifying any internal substrate and contact resistances. In a
typical test, as seen in the Figure 10 below, the current flow is very low at the beginning
of the voltage ramp, and then drastically increases when the oxide breaks down. After
breakdown, a second voltage sweep is done to capture the resistances. The breakdown
voltage is measured as the voltage difference between the first sweep and the second





























Figure 11: Schematic of l-V breakdown voltage test setup
sweep at the point just before the current dramatically increases. This test is performed
using a Hewlet-Packard 4145 Semiconductor Parametric Analyzer and is shown
schematically in Figure 1 1 .
3.5.2 Leakage Current
The leakage current data was taken utilizing the same set up as the Breakdown Strength
set-up, with the 1MQ resistor removed. The sweep was from 0-8V and the leakage
current was measured at a field of lMV/cm, asmarked by the cursor in Figure 12.
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C-V analysis was used to extract the permittivity of the film. A capacitor of
known area was swept from -5 to 5 Volts with a 1MHz ac signal. The accumulation
capacitance was measured and permittivity was extracted by rearranging the capacitance







Figure 13: Typical l-V Curve
Figure 13 shows a typical curve acquired from the C-V measurements.
Tremendous amounts of data can be extracted from these C-V plots including interface
state density, flat band voltage, as well as fixed andmobile oxide charge levels. However
it was beyond the scope of this work and too early on in the development of &O2 at
Rochester Institute ofTechnology to consider characteristics beyond permittivity.
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3.6 Phase 3: PMOS Fabrication
Determined by the analysis of the designed experiment, 5% O2, 74 seems total gas
flow, and 1000W were used to obtain a high quality film. This film was utilized in a
PMOS transistor process. Table 2 summarizes a general process flow for the device
fabrication, and details for the process can be found in Reference 31. Four wafers were
processed in parallel up until gate oxide. At the gate step, two wafers received a 200A
thermal oxide growth, while the other two wafers had 480A of Zr02. The wafers were
merged and the fabrication completed.
N-type Starting Substrate Gate Oxide Growth/Deposition
5000A Alignment Oxide Growth Photo 3: Contact
Photo 1 : Diffusion Contact Cut Etch
Alignment Oxide Etch Aluminum Deposition
Spin on Boron Dopant Photo 4: Metal
5000A Field Oxide Growth Metal Etch
Photo 2: Active area Sinter
Field Oxide Etch
Table 2: Major steps for PMOS fabrication
3.7 Phase 4: Damascene Process
Since many of the high-K films have low thermal budgets, possible future
integration studies may include ametal gate, alternative dielectric, and a damascene gate
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stack using a nitride replacement gate process. An initial investigation into the feasibility
of this process was performed.
A 5000A Oxide was grown, and patterned with a clear field capacitor mask (the
inverse of Figure 9) using Shipley 812 Positive resist system. A BOE etch cleared the
oxide to Si. An RCA clean was performed prior to the deposition of 20nm ofZr02 under
the optimized conditions used in the PMOS process.
Following the Z1O2 deposition the substrates were loaded into a thermal
evaporator. The evaporations were carried out at a pressure of Torr. A 17nm
Titanium (Ti) layer was evaporated for adhesion, then ~600nm ofCu was evaporated. A
cross section of the film stack at this point, is illustrated in Figure 14. Finally the wafers
were planarized using an EKC Cu slurry system, clearing the metal over the field areas,
















A number of preliminary runs were completed to determine the design space of
the designed experiment. Figure 16 shows the percent transmission of 465nm light
through glass slides with Zr02 deposited on them, as compared to transmission through a
glass slide without the deposited film. The trend of increased transmissionwith increased
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Figure 16: Preliminary % Transmission of Zr02 films at 465nm
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Refractive index was also investigated in the initial work. These measurements
were taken using a Rudolph Ellipsometer at wavelengths of 405, 633, and 830nm. The
results shown in Figure 17 reflect the average index of refraction at the three different
wavelengths. The expected trend is for increased O2 content to result in a decreased
refractive index, as the material transitions from an opaque metal to a transparent film.
This trend is demonstrated here, although it is not initially obvious. The initial work was
completed while refurbishing of the vacuum system was ongoing, so base pressures
varied between depositions. The depositions at 5% and 10% O2 were done with a base
pressure of 5x1
0"6
Torr, and the 15% and 20% depositions were completed with a base
pressure of
6x10"
Torr. Therefore the trends within a run demonstrate the expected
result. More importantly, trends aside, the index ofrefraction fell in the neighborhood of
values reported in the literature [26] and close to the ideal value of 2.2 at wavelengths of
405nm, 633nm, 830nm.
4.2 Electrical Characterization
Once the preliminary work indicated results were in a reasonable range, work
could begin to find deposition conditions that yielded a quality film. The results
presented in this section are from a range of deposition conditions. The goal of the
designed experiment was to explore the entire design space. Therefore, the electrical




















Figure 17: Index of Refraction vs. %02 seen in preliminary runs.
4.2.1 Breakdown Strength
The breakdown strength measurements resulted in a variety of different
responses. Each wafer measured tended to show a characteristic breakdown mechanism
across the wafer, however a number of different mechanisms were observed. Figure 1 8a
shows a hard breakdown, much like breakdown typically seen in Si02. Figure 1 8b shows
leakage on the uA scale prior to breakdown, and Figure 18c, seems to indicate charge
trapping. As the oxide was successively ramped, less and less current flowed, indicating
positive charge was being injected from the underlying Si substrate. Finally on the third
ramp, no more charge could be stored in the oxide and breakdown occurred.
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Figure 18a: Hard breakdown with no apparent charge trapping or leakage
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Figure 18c: Breakdown indicating positive charge trapping
The breakdown strength in MV/cm (normalized to oxide thickness) ranged from
as low as 1.5 MV/cm to as high as 8.5 MV/cm and Figure 19 summarizes these results.
The X-axis indicates run number, and for each run a box plot was constructed from 25
data points. Infantmortality points, most likely caused by large particles, were excluded.
The values observed were not as high as some reports in the literature [23], however they
were well within the values typically seen in Si02 films.
When breakdown strength was statistically analyzed, the significant terms with an
a of 0.1 were flow, flow2, and %02. The trends, as seen in Figure 20, indicate the %02,
although statistically significant, does not have a major bearing on the breakdown
strength of the film. There were no interaction terms, and no terms including power that
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Figure 20: Graphical Representation of significant terms affecting Breakdown Strength
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4.2.2 Leakage
Leakage of the films was consistently low. All leakage measurements were taken
at a stress voltage of 1MV/cm to avoid breakdown of the weaker films. For the range of
voltages used to stress the films a very consistent leakage level was observed, with the
exception of some apparent charge movement at the beginning of the sweep. A slight
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Figure 21: Typical Leakage curve
The overall leakage level typically had a current density of less than 5pA/cm2. A
distribution of the leakage current density can be seen in Figure 22. Although 1MV/cm is
a relatively low stress, and 300-500A films are by no means cutting edge, these results
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indicated that the film was fundamentally of high enough integrity to warrant further
investigation.
Leakage current was analyzed as a response to the variables flow, %02, and
power, however there were no statistically significant terms in the analysis. It is difficult
to try and glean statistically significant data from only 5 points per run. In order to see
trends in leakage, hundreds or even thousands ofdate points would most likely need to be
taken. Therefore, the leakage data did not influence processing conditions for the PMOS
and damascene feasibility studies. However, these results did give a strong indication







Figure 22: Distribution of Current Density over different processing conditions
38
4.2.3 C-VAnalysis
Tremendous amounts of data can be extracted from C-V curves, however in this
initial investigation of Zr02 at Rochester Institute of Technology (RIT) only the
capacitance was measured exhaustively in order to extract the permittivity of the film.
Like the breakdown strength l-V curves, each treatment combination had distinct C-V
characteristics. Figures 23a-c are each a different wafer, respectively. Figure 23a shows
a C-V curve indicative of a relatively high quality oxide; the slope is relatively steep and
there is little hysteresis, indicating minimal charge trapping at the substrate interface.
Figure 23b shows a much less typical C-V curve. There is some hysteresis, but more
importantly there is some sort of charge movement occurring during the transition from
accumulation to depletion that is likely due to a leaky oxide. This effect was not
investigated further in this work.
1240pF
Figure 23a: C-V curve with minimal hysteresis
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Figure 23c: C-V curve indicating illustrating significant hysteresis
Figure 23c shows significant hysteresis, indicative ofmobile charge in the oxide. This
effect is beyond the scope ofthis initial look at Zr02, so it was not investigated further.
Within the design space the measured permittivity ranged from 3.6 to as high as
7.5, as seen in Figure 24. It is important to keep in mind that these numbers are not
corrected for the effect of conductance on the Cox value. The parasitic resistance of the
substrate adds a conductance term to the measurement, which often results in lower
values of Cox being measured, especially on lightly doped Si. Therefore, actual
capacitances could be higher than measured, which would result in larger values of the
permittivity. Another factor significantly effecting permittivity results is the Al top
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contact. Literature indicates Al deposited directly on Zr02 may readily form AI2O3 [26].
The formation of this oxide would significantly reduce the permittivity of the total film
stack due to the capacitance reduction resulting from two capacitors in series. Another
series capacitor could also exist at the interface. Literature indicates zirconium silicate
with a dielectric constant of ~8 has been observed at the ZKVSi interface [26].
Regardless of the accuracy of the permittivity values, the results were used as a
qualitativemetric to determine the better film.
The measured capacitances indicated many of the treatment combinations
produced films with permittivity greater than seven. Though still considerably less than
published results of 18.5 [27] it was still twice that of Si02, and indicated this initial look
at Zr02 was a success, even though there is still significant work to be done in order to
optimize the film.
When the permittivity was statistically analyzed, the significant terms with an a of
0.1 were flow and power2. The trends, as seen in Figure 25, indicate lower flows result in
higher permittivity, while the power term exhibited curvature indicating that a power of
1000Wmaximized permittivity. There were no interaction terms, and no terms including
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Figure 25: Graphical Representation of significant terms affecting Permittivity
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4.2.4 Surface Charge Analysis
Surface Charge Analysis (SCA) results in data very similar to C-V analysis. The
advantage to SCA however is that data can be taken before the capacitor is completed. In
this work SCA data was not used as a response variable, CV analysis was used for this
purpose. However, SCA was a useful tool to get a preliminary look at oxide quality and
characteristics prior to doing any additional processing. This preliminary look allowed
some conclusions to be drawn with no other processing interactions. Full capacitor
processing, needed for C-V analysis, can potentially lead to additional interfacial layers,
and unexpected interactions between the alurninum used as the top electrode and the
Zr02.
Unlike C-V analysis in which a known ac voltage is superimposed onto a DC bias
used to take the capacitor from accumulation to inversion, SCA uses a conductive,
transparent probe to apply the DC voltage bias and a pulsed (10kHz) LED to optically
create a dQ, simulating the AC voltage [32].
Figure 26 shows a typical SCA plot. The left hand plot looks similar to a typical
C-V curve in shape, however the axes are different. The X axis instead of being DC
voltage, as in C-V curves, is actually the dQ. The magnitude of this dQ is a function of
electric field strength and depletion width in the semiconductor. It is this depletion width
that is displayed on the Y axis.
In the right hand plot ofFigure 26 we see the interface state density as a function
of position in the bandgap, centered about midgap. SCA allows the extraction of all of
the data shown at the bottom of the plot, where Nsc is bulk doping levels, Qox is oxide
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charge levels, Dit is interface state density, Qa is amount of charge to reach the flat band
condition, and Ts is minority carrier lifetime in the semiconductor.
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Figure 26: Typical Surface Charge Analysis plot
Tremendous amounts of information can be extracted from this data, and
extensive comparisons can be made between SCA data and C-V analysis. However it
was beyond the scope of this work to exhaustively analyze all of the SCA data
and
compare it to C-V analysis. The SCA data simply acted as a sanity check to ensure that
it
made sense to continue with the fabrication of capacitors.
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4.2.5 Ellipsometrv ofZrO?
Like SCA data, the refractive index and thickness data, as determined using an
ellipsometer, was not taken as a DOE response variable, but used simply as a process
monitor, to ensure results were falling within expected ranges.
There were two runs indicating refractive index of~1 .7, however the remainder of
the runs fell within the range of expected values between 1.9 and 2.1, which are similar to
values reported in the literature and close to the ideal value of 2.2 [26]. These results are
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Figure 27: Distribution of Refractive index at different processing conditions
4.3 PMOS Transistor
The fabrication and testing of PMOS transistors with a Z1O2 gate dielectric was
performed primarily as a feasibility study. The settings used to deposit the dielectric
were 5% O2, 74 seem total gas flow, 1000W of power, with a 20 minute sputter. This
resulted in a Zr02 film of480A.
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As seen in Figure 28, working transistors were fabricated, although the overall
yield ofworking devices was low. The family of curves shown in Figure 28 comes from

















RnntsJrt* . r wi
-S.D0O
Figure 28: Family of curves for a PMOS transistor with a Zr02 gate dielectric
4.4 Damascene Capacitors
Like the PMOS transistors, the Damascene capacitors with a Zr02 dielectric and a
Ti/Cu top electrode, were fabricated primarily to show feasibility. The choice of the
Ti/Cu electrode was not based on quality of the stack as a potential gate electrode, but
more to show the feasibility of a high-k gate dielectric being integratedwith aDamascene
process. The Ti/Cu stack was in use as medium for studies ofCMP at RIT.
Electrically the capacitors performed very well. Two wafers with the optimized
processing conditions were tested after planarization. Data from 25 sites on two wafers
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indicated average breakdown strength of ~13MV/cm for a 175A film. Five site leakage
data was also taken and resulted in leakage current density of 378fF/cm2. When
compared to standardMOS capacitors, we observed no adverse effects resulting from the




Preliminary studies using the sputter deposition ofZr02 as a means to deposit a
high-k gate dielectric have resulted in films with a relative permittivity as hi as 7.5 and
leakage currents on the order of
IxlO"12
pA/cm2. These films have been integrated into
MOS capacitors and transistors successfully, but with low yields. The following sections
summarize the findings ofeach part of this study.
5.1 Designed Experiment
The results of the designed experiment were a little surprising in that the %02 had
little to do with oxide quality. It may be possible that the film was already saturated with
oxygen, and lower %02 ranges need to be investigated. In order to investigate these
lower ranges, the O2 Mass Flow Controller needs to be calibrated for lower flows or
changed. During this work the MFC was ranged for a maximum flow of lOOsccm, and
5sccm, corresponding to 5% of the lOOsccm total gas flow, is already at the extreme
lower limit of its useable range. Lower %02 levels would probably increase control of
the stoichiometry of the film, and produce the expected result, that %02 does influence
the electrical characteristics.
Both breakdown strength and relative permittivity analysis indicated that flow
was a significant factor. This indicates total flow needs to be monitored closely. It is
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possible to introduce feed back loops relating flow to target voltage. A study could
certainly be done to set up a system like this, with the ENI supply. Other parameters on
the ENI supply mcluding pulse frequency, pulse width and shape, and total energy
delivered to the target could also be studied to further optimize the film.
One of the other processing issues that could be further investigated is the use of
aluminum as the capacitor gate electrode. Due to the reported interaction of Al with
Z1O2, use of a non reactive gate electrode like Platinum, may produce better results, and
allow for easier analysis of the film of interest, without having to investigate other
unexpected interfacial films.
The thickness of these films was not pushed to obtain ultra thin EOT. Clearly
since the replacement of Si02 is to increase capacitance, with extremely thin films, it
would be in order to investigate thin Zr02 films once full control of processing
parameters is realized.
5.2 PMOS Fabrication
The successful fabrication of PMOS transistors was very encouraging. It opens
the door for much more research with high-k dielectrics at RIT. Due to the ease of
etching ofZr02 in HF, integration of the film into other devices should be relatively easy.
Furtherwork could include integration into amore advanced CMOS process. This would
require the use of a nitride replacement gate technique or another limited thermal budget




Success of the Damascene Cu/Ti capacitors was only a cursory look at the
possibilities of damascene processing with alternative gate dielectrics and metal gate
technology. With dual metal gate technology fast approaching in industry, CMP is one of
the most likely candidates to meet low thermal budget integration challenges. The
integration of metal gates and alternative gate dielectrics is fast approaching and a
damascene process answers many of the integration questions. Future work could
include integration with diffusion barriers like Tantalum and Titanium nitrides, along
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